Abstract-Imbalance and out-of-range input signals can cause inaccuracy in fully differential successive approximation (SAR) analog to digital converter (ADC). Therefore, implementation of an ADC driver can solve the problem since the input can be properly adjusted to suit with an ADC input. AD8139 single to differential amplifier was chosen as an ADC driver in this design and placed on a printed circuit board (PCB) to drive differential input signal of SAR ADC. The result shows each of output amplitude of the amplifier remains equal and is 180° out of phase for DC and AC input signal. The fabricated 10 bit SAR ADC is capable to digitize full code from analog input produced by the ADC driver.
INTRODUCTION (Heading 1)
Successive Approximation Register (SAR) analog to digital converters provides a good combination between resolution, power efficiency, conversion speed, area, and circuit complexity [1] . SAR ADC can be characterized by three type input stage; single ended, pseudo differential and fully differential. Fully differential SAR ADC input gives advantages of reject common-mode noise and interference, increase dynamic range by a factor of two, and improve overall performance due to balanced signalling [2] . It is also capable to digitize the differential analog input voltage over a span of ADC reference voltage (±VREF) and differentiates the input in a range of signal common mode (VREF/2). In the process to satisfy the performance specifications under all specified conditions, there are many probabilities that decrease the performance during fabrication process, packaging and poorly designed tests plan. A poorly designed PCB layout for testability can result in failing tests and performing as bad.
Two analog voltages performing as a differential SAR ADC input pump in simultaneously and these voltages can be generated by using function generator. But, the variation and stability between the two inputs might affect the output. Moreover, these inputs can be generated using programmable power supply in test equipment. However an extra coding technique and device for example data acquisition (DAQ) device need to be attached [3] [4] . Transformer-coupled circuit can also be used as differential input ADC. It can provide excellent common mode rejection and distortion; though its application is limited for AC voltages input only [5] . To make it uncomplicated, differential ADC driver embedded together in a same test board as the front-end of the precision input SAR ADC [6] . Therefore, this paper is focused on testing the capabilities of driver amplifier and the effect to the 10-bit SAR ADC output.
II. SAR ADC SYSTEM ARCHITECTURE
The S018GUPM01 is a test chip as illustrated in Fig.1 consisting of a voltage reference and a 10-bit differential SAR ADC fabricated using 0.18μm Silterra Technology. The test chip input and output pins are arranged according to the QFN 56-pin package orientation. Fully differential SAR ADCs accept two inputs (VINM, VINP), where they can swing from 0 to 1.2V. The differential signal between these two inputs is converted. SAR ADC voltage reference VREFP was designed based on bandgap reference topology and produced 1.2V stable voltage against process variation, voltage supply and temperature. While, voltage common mode of the SAR ADC was generated from voltage divider technique of bandgap reference output. The 10-bit fully differential SAR ADC comprise of digital analog Converter (DAC), comparator and synchronous clock as illustrated in Fig. 1 . 
A. Test Plan Procedure
Printed circuit board was developed to test and measure the performance of SAR ADC output. AD8139 differential amplifier transforms the resulting single-ended signal into a differential ADC input signal. The SAR ADC measurement setup is presented in Fig. 2 . Input signal to ADC driver generated from function generator Agilent 81150A Pulse Function Arbitrary and an arbitrary waveform function creates square shape sampling clock with a 50% duty-cycle and 2MHz frequency cycle per conversion. Then, the digitized data from the ADC output was written by logic analyzer Agilent 16900 model for further data processing.
B. Fully Differential SAR ADC Driver
The aim of the ADC driver is to transfer source signal to the SAR ADC input, conditioning it as necessary to optimize performance, while minimizing added distortion, noise, and settling time errors [8] . To perform ideal performance, the suitable driving circuit is an operational amplifier in combination with an RC filter. For fully differential SAR ADC a differential ADC driver used in a precise sampler or a harmonic analyser to convert the bipolar input AC or DC voltage into two unipolar voltages as in Fig. 3 . An ideal amplifier for ADC driving would be completely right to the ADC and does not minimize the performance. By giving DC input signal, the output voltage of the amplifier generates the ADC input voltage range for full scale digital output. Thus, for an AC perspective, the amplifier should have flat bandwidth and gain such that the output signal is not attenuated by the amplifier's frequency response, minimum noise and distortion levels that they do not affect the ADC's performance [9] . For this test procedure, the AD8139 chip was used as differential ADC driver. It is designed to provide two closely balance differential outputs in response to single ended input signals advantages in ultralow noise and high performance rail-to-rail output [10] . The important performances for differential ADC drivers are amplitude balance and phase balance. Amplitude balance is a measure amplitude matched of the two outputs with 180° phase balance difference [11] . The main function of differential amplifier is to reject signals that are common to both inputs. In order to do that, the resistors of the differential amplifier must be perfectly matched. Otherwise, part of the common-mode voltage will be amplified by the difference amplifier and the voltage output VINM and VINP cannot be distinguished from a real signal. The general equation for determining this single-ended input resistance when the feedback factors are matched is shown in Equation (1) where RIN is the input impedance.
(1) This is a basic calculation for the termination resistance with amplifier gain equations are based on the assumption of a zero-impedance input source [11] . The value of the resistor can be calculated by using differential amplifier calculator tools, provided by downloadable ADIsimDiffAmpTM that can perform the calculation within few seconds. Other than that, there is an effect of system noise of the ADC driver. The noises are coming from voltage, current and resistor. To avoid the noise effect, this differential signals are filtered by lowpass filter RC network before connecting to the ADC input pin. The filter is placed between the amplifier and ADC input to minimize the noise bandwidth of the signal drive to the ADC. Moreover, the filter also separates the capacitive load of the ADC input from the amplifier to uphold amplifier phase margin and stability, and weaken the transient-charging glitches on the ADC input while the sample capacitance is switched.
The circuit presented in Fig. 3 converts the input bipolar voltage VIN (for example sinusoidal) into two unipolar, out-of phase voltages VINP and VINM of the same shape and amplitude and treated as one differential input signal of the differential SAR ADC. The converter digitized full scale operating input from -1.2V up to 1.2V and must remain within this range to operate in linear region. PCB layout is one of the most necessarily in a design including high speed circuit performance design. Unfortunately, the performance can be degraded or even reduced useless by a poor layout [12] . To test the performance of ADC driver, it must be realized on a PC board. The Resistors RF and RG should match and symmetry in PCB layout to make sure perfect output balance, required for low distortion, and good Common Mode Rejection Ratio (CMRR).
Other than that, some phase margin can be reduced because of the board's parasitic elements, which must be maintained to a minimum level. With voltage-feedback amplifiers, the use of the smallest possible RF is highly recommended in order to minimize the phase shift due to the pole formed by RF and the summing-node capacitance [6] . Power-supply bypassing is another important element for PCB layout. By placing power supply bypass capacitors close to the amplifier pins, would ensure that a low impedance path is provided for broadband noise.
III. MEASUREMENT RESULT
The ADC performance verified in terms of static and dynamic parameters. The static test specifications provide an information of the device behaviour for very low frequency input signal. The input signal for the static test is a DC voltage from function generator ramp ranging slightly larger from the negative to the positive reference voltage (±1.23V). A linear triangular waveform with 7Hz frequency voltage was ramped as an input ADC driver to produce output codes ranging from 0 to full code. Dynamic performance reveals ADC error is related as function of frequency. In dynamic performance parameter testing, sine fit testing technique is used with full scale sinusoidal performing as an input of ADC driver. The differential output VINP and VINM that were measured using oscilloscope are shown in Fig. 4 and Fig. 5 . The differential waveforms indicate both signals are equal in amplitude with little noise and opposite in phase as expected with respect to a common mode voltage. It swings ranging ±0.6V that centred on 0.6V common mode point of the amplifier. It is evident that the two single ended signals have complementary drive and are quite well matched in both amplitude and phase. Table 1 show the SAR ADC digitized code from Logic Analyzer corresponding to the input driver. The VINM and VINP input intercept at 0V input driver differential amplifier and read as middle code output. From this result, it can be estimated that the positive analog input will range from 0000000000 (0) to 10000000 (512) digital output range. The SAR ADC took 6.5μs for one conversion cycle until the end-of conversion signal (EOC) goes high. The input ramps of length 76701 samples (78 samples/ code) from -1.2V to 1.2V were applied to the SAR ADC and the graphic is illustrated in Fig. 6 . This result can be interpreted with no missing code of digital output. Then, for static performance the integral nonlinearity (INL) and differential nonlinearity (DNL) were analysed from the histogram method. The results can be validated by comparing with previous research [13] . For dynamic parameter, signal to ratio (SNR) and effective number of bit (ENOB) analyse refereeing IEEE standard and terminology and test methods [14] . In this paper a driver circuit for fully differential SAR ADC is presented. AD8139 chip single to differential amplifier produced two output of the same amplitude peak to peak voltage which is 180° out of phase. This result shows the differential voltage acceptable by the differential input SAR ADC. It is proven by measurement results on a 10 bit SAR ADC that indicate no missing code output. The amplitudes of the signals at each output will remain equal and 180° out of phase.
